Browse Prior Art Database

Field Effect Transistor Logic Circuits

IP.com Disclosure Number: IPCOM000095884D
Original Publication Date: 1964-Aug-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Ruoff, CE: AUTHOR

Abstract

Drawings A, B, C and D respectively, show a source follower, a positive And invert, an Exclusive Or invert, and an Exclusive Or circuit utilizing field effect transistors.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Field Effect Transistor Logic Circuits

Drawings A, B, C and D respectively, show a source follower, a positive And invert, an Exclusive Or invert, and an Exclusive Or circuit utilizing field effect transistors.

The source follower of A has a pair of field effect transistors T1 and T2. These are turned on respectively by positive and negative input signals, relative to the bias at O, not shown, to produce output signals respectively at ground potential and -V.

The positive And invert circuit of B has four transistors T3, T4, T5 and T6. Input signals at terminal X are applied to the control electrodes of T4 and T5. Input signals at terminal Y are applied to the control electrodes of T3 and T6. When negative signals are applied to both terminals X and Y, T5 and T6 are turned off and T3 and T4 are turned on to apply ground potential to the output terminal 0. When a negative signal is applied to X and a ground signal to Y, T5 is nonconducting to prevent conduction by T6, and T4 is turned on to apply ground potential to 0. When X is at ground potential and Y is negative, T6 turns off to prevent T5 from conducting, and T3 turns on to apply ground potential to 0. When X and Y are both at ground potential, T3 and T4 are cut off and T5 and T6 conduct to apply -V to the output 0.

The Exclusive Or invert circuit of C has four transistors T7, T8, T9 and T10. Input terminal X is connected to the control electrodes of T7 and T10 and to the input electrode of T9. Input terminal Y is connected to the control electrodes of T8 and T9 and to the input electrode of T10. When X and Y are both at ground potential, T7 and T8 are cut off, and T9 and T10 are cut off by reason of the potential being the same at both the control and input electrodes. The output O is established at the ground le...