Browse Prior Art Database

Binary Double Adder

IP.com Disclosure Number: IPCOM000095999D
Original Publication Date: 1964-Nov-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 43K

Publishing Venue

IBM

Related People

Ogden, S: AUTHOR

Abstract

This adder adds two binary numbers that each contain two or more, digits. Each stage of the adder operates on a group of two digits from each number and produces a first sum, a second sum, and a carry out or propagate and generate signals. The drawing shows one stage of the adder and symbols in the drawing show how this stage adds two digits D A of one number to the corresponding two digits E B of the other number.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 66% of the total text.

Page 1 of 2

Binary Double Adder

This adder adds two binary numbers that each contain two or more, digits. Each stage of the adder operates on a group of two digits from each number and produces a first sum, a second sum, and a carry out or propagate and generate signals. The drawing shows one stage of the adder and symbols in the drawing show how this stage adds two digits D A of one number to the corresponding two digits E B of the other number.

The adder consists of Or's that produce true and complement outputs and permit wired connections, represented by a functional box, that produce an And function without adding delay to the circuit. The interconnection of component groups is shown partly by legends on broken lines. Where appropriate to preserve isolation at the wired And connections, duplicates of Or's shown are provided to separately energize different inputs having the same logical significance.

One component group 3 operates on signals A and B to produce A B and A B at the indicated outputs. A second component group 4 operates on these values to produce the Exclusive Or function A B B and its complement. Group 4 also receives a carry in, in the form C(in), and produces the first sum. A component group 5 operates on signals D and E and produces the values D E, D E, and the Exclusive Or function and its complement. Another component group 6 receives signals generated within groups 3, 4 and 5 and produces the second sum according to the logic equation represented.

The...