Browse Prior Art Database

Cascode Logic Triggers

IP.com Disclosure Number: IPCOM000096269D
Original Publication Date: 1963-Mar-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 39K

Publishing Venue

IBM

Related People

Willette, EL: AUTHOR

Abstract

This circuit is an extremely fast bistable trigger which stores an input data signal in either true or complement form. It employs a latching path T6, T5, T4 as the circuit storage element. The storage state of the trigger exists when the enter complement line is at the up voltage and the enter true line is at the down voltage. The resulting positive voltage at the T3 base holds T2 cutoff.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 64% of the total text.

Page 1 of 2

Cascode Logic Triggers

This circuit is an extremely fast bistable trigger which stores an input data signal in either true or complement form. It employs a latching path T6, T5, T4 as the circuit storage element. The storage state of the trigger exists when the enter complement line is at the up voltage and the enter true line is at the down voltage. The resulting positive voltage at the T3 base holds T2 cutoff.

Any manifestation on input line 10 is prevented from affecting tunnel diode pair D1 and D2 through the action of T2. The up voltage at the T4 base and the down voltage at the T7 base allow the circuit to latch through path T6, T5 and T4. That is, if the previous state of the diode pair D1 and D2 was at the up voltage, transistor T6 is conductive due to the positive potential on line 12. It holds T5 nonconductive to latch the output voltage at its high state. If, on the other hand, diode pair D1 and D2 was at its low state, transistor T6 is nonconductive and T4 and T5 are conductive. The resultant current drain is sufficient to latch the tunnel diode pair to its low voltage state. Finally, the down voltage at the T8 base prevents the input signal from affecting the output through the path T10, T9 and T8.

If a negative pulse is applied to the enter complement line, the latch feedback path is broken by the resulting nonconduction of T4. Likewise, the negative pulse cuts off T3 allowing T2 to conduct. This action allows the input signal on line 10 to control...