Browse Prior Art Database

Synchronizer

IP.com Disclosure Number: IPCOM000096281D
Original Publication Date: 1963-Mar-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 38K

Publishing Venue

IBM

Related People

Taylor, RL: AUTHOR [+2]

Abstract

The beginning of a telegraph message represented solely by binary signals is recognized by preceding each message with a special synchronizing character. A synchronizing character decoder is so connected that the character is recognized even though the receiving apparatus is not forewarned of its arrival.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 72% of the total text.

Page 1 of 2

Synchronizer

The beginning of a telegraph message represented solely by binary signals is recognized by preceding each message with a special synchronizing character. A synchronizing character decoder is so connected that the character is recognized even though the receiving apparatus is not forewarned of its arrival.

The number of binary signals comprising each message character serially received at a data-in line is specified in a character length register. This causes corresponding adjustments to be made in the apparent size of a character assembly shift register and in the decoder. The size of a synchronizing character is limited only by the size of the shift register. It can be longer, or shorter, than a message character.

Synchronization occurs at any time after a synchronize control line is activated. The synchronize control line can be active at the start of a message, during a message, or both. The method used depends upon the system configuration. Each signal from the data-in line is placed in the same shift register position. The shift register is shifted once to the right for each signal entered. Signals shifted out of the lowest order position are re-entered into the highest order. Circulation of received signals continues until the decoder recognizes a configuration of signals in the shift register which represents a synchronizing character.

The establishment of character synchronization is indicated by a signal at output 1, which resets a signal co...