Browse Prior Art Database

Balanced Drive A Noise Reduction Technique

IP.com Disclosure Number: IPCOM000096357D
Original Publication Date: 1963-Apr-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 54K

Publishing Venue

IBM

Related People

Pricer, WD: AUTHOR

Abstract

The balanced bit drive circuit is for a thin film array. It effectively limits noise by balancing all positive transients with equal and opposite negative transients. Additionally, this drive produces only one transient per memory cycle instead of the usual two. It places a nearly constant load on the bit driver power supplies minimizing their fluctuations.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 64% of the total text.

Page 1 of 2

Balanced Drive A Noise Reduction Technique

The balanced bit drive circuit is for a thin film array.

It effectively limits noise by balancing all positive transients with equal and opposite negative transients. Additionally, this drive produces only one transient per memory cycle instead of the usual two. It places a nearly constant load on the bit driver power supplies minimizing their fluctuations.

Taking bit 4 as an example, bit lines 3 and 5 which respectively connect to the collectors of bit drive transistors 6 and 8 are connected through identical resistors Zo to ground conductor 10. Transistors 6 and 8 are always maintained in opposite conductivity states. If transistor 6 is conductive, transistor 8 is nonconductive and vice versa. Now, if it is assumed that it is desired to write the digits 1010 in the four bit positions 12, 13, 14 and 15, respectively, word drive line 16 is energized. A read pulse 30 is applied to it (see waveform diagram) causing any information held in these respective bit positions to be read out onto sense lines 17...20, respectively.

At this point, each bit drive transistor in Section A of the memory is either conductive or nonconductive depending upon the bias applied to its respective base conductor. The corresponding opposite hit driver in Section B of the memory is in an exactly opposite conductivity state. Since it is desired to write 1010 into bit positions 12...15, Section A bit drivers 2 and Q are rendered conductive and 1 an...