Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Gating Network for Oscillators

IP.com Disclosure Number: IPCOM000096382D
Original Publication Date: 1963-Apr-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 40K

Publishing Venue

IBM

Related People

Maley, GA: AUTHOR [+2]

Abstract

This is a gating circuit useful for controllably gating oscillator signals so that only complete signals appear at the output. The circuitry, aft&r a gating signal is applied, is adapted to either gate all complete oscillator signals, or only the first complete oscillator signal.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 54% of the total text.

Page 1 of 2

Gating Network for Oscillators

This is a gating circuit useful for controllably gating oscillator signals so that only complete signals appear at the output. The circuitry, aft&r a gating signal is applied, is adapted to either gate all complete oscillator signals, or only the first complete oscillator signal.

The gating circuit comprises eight Nand's (AI's), connected as shown. Each AI provides the logical And Invert function. Thus, the output voltage of an AI is up if any of the input voltages are down and is down if all inputs are up.

AI's 6 and 7 form a latch which is responsive to a Gate signal and a Mode signal. The output of this latch is fed to a control AI 5 and to AI 4, which together with AI 3, forms a second latch. The Gate signal is also applied to AI's 4 and 5, while the oscillator is coupled to AI's 2 and 8. AI 2 also receives a second input from the output of AI 3.

Assuming that the Mode switch is initially up and the gate, oscillator, and AI 3 are all down, the output is down. Under these conditions, the oscillator rises and falls without changing the output. This is because the Gate signal holds AI's 4 and 5 up, allowing AI 3 to remain down, which holds AI 2 up to hold the output down. When the Gate signal goes up, nothing happens until the oscillator goes down. At this time AI 5 goes down, making AI 3 go up and AI 4 go down, latching AI's 3 and 4 to these values. However, the output remains down. When the oscillator next rises, AI 2 goes down and the output rises. The output voltage now follows the...