Browse Prior Art Database

Binary Coded Decimal to Dot Matrix Decoder

IP.com Disclosure Number: IPCOM000096464D
Original Publication Date: 1963-Jun-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 76K

Publishing Venue

IBM

Related People

Case, RP: AUTHOR [+2]

Abstract

Characters to be printed by a helix and bar printer are, as shown in A, loaded into print buffer 10 through inhibit drivers 12 by address rings 14 and 16 under the control of clock 17 and clock controls 17a. They are read out at print time by rings 14 and 16 into single character register 18 comprising latches for the 1, 2, 4, 8, A and B bits. They are decoded into a character defining dot matrix by decoder 20 for activating selected ones of print bar drivers in drive matrix 22 under the control of rings 14 and 16.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 69% of the total text.

Page 1 of 2

Binary Coded Decimal to Dot Matrix Decoder

Characters to be printed by a helix and bar printer are, as shown in A, loaded into print buffer 10 through inhibit drivers 12 by address rings 14 and 16 under the control of clock 17 and clock controls 17a. They are read out at print time by rings 14 and 16 into single character register 18 comprising latches for the 1, 2, 4, 8, A and B bits. They are decoded into a character defining dot matrix by decoder 20 for activating selected ones of print bar drivers in drive matrix 22 under the control of rings 14 and 16.

Decoder 20 has thirty-five core planes. There is one plane for each of thirty- five dot positions in a character defining 5 x 7 dot matrix. Each plane consists of an 8 x 8 core matrix to provide forty-eight usable character positions. A core such as 35a is at each character position requiring the particular dot. The core planes are as in B each selected at their respective dot times by inhibit lines 38. These are so energized through And's 39 and inverter-drivers 40 by selected combinations of lines from the 1, 2, 4, 8, 16 and 32 stages of a binary counter in a dot time generator 42, that only one plane is not inhibited at a time. Stages 1, 2 and 4 count from 1 to 7, carrying out from a count of 7 back to 1 and advancing the 8 stage at that time. Generator 42 is driven through controls 43 by dot time emitter 44 and start time emitter 45. These are synchronized with the helix to produce pulses at each dot time....