Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Serializer

IP.com Disclosure Number: IPCOM000096772D
Original Publication Date: 1963-Nov-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 38K

Publishing Venue

IBM

Related People

Sommerfield, EH: AUTHOR

Abstract

This serializer converts a plurality of parallel inputs, e. g., from the eighty sensing brushes 10 in a card reader, into a single serial output. Eighty intermediate or temporary storage cores 11, one per input, are arranged in two separate groups, odd and even. Each readout or address drive winding 12 couples one core from each group. Separate sense windings 13 thread all cores in each group. The sense outputs are amplified and applied to separate latches 14, whose outputs are successively fed to counter 15.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 84% of the total text.

Page 1 of 2

Serializer

This serializer converts a plurality of parallel inputs, e. g., from the eighty sensing brushes 10 in a card reader, into a single serial output. Eighty intermediate or temporary storage cores 11, one per input, are arranged in two separate groups, odd and even. Each readout or address drive winding 12 couples one core from each group. Separate sense windings 13 thread all cores in each group. The sense outputs are amplified and applied to separate latches 14, whose outputs are successively fed to counter 15.

After all eighty cores are set or not set according to the presence or absence of holes in a particular row of the 80 column card being read, both latches 14 are reset simultaneously. The two cores, like 0, 1, of a particular address are then read concurrently during a first scanning cycle. During a second scanning cycle, still with the same address, the conditions of the two latches are sequentially read out via respective three way And's 16 whose outputs Or at 17 into counter
15. The address then advances to the next two cores. The dual scanning cycles are repeated, in succession, until all cores are read out and their conditions transferred into counter 15.

This serializing arrangement has a number of advantages. For example, the readout drivers are used only once for every two cycles, instead of each cycle. The sense amplifier recovery specifications are greatly relaxed since a signal occurs every other cycle instead of every cycle. Only half...