Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Binary Trigger Counter Control

IP.com Disclosure Number: IPCOM000096897D
Original Publication Date: 1962-Jan-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 33K

Publishing Venue

IBM

Related People

Crawford, JK: AUTHOR [+2]

Abstract

The binary counter provides an output free of spikes or other undesired transient effects due to internal switching. Counter output sampling is done at a different time than switching within the circuit. This prevents the output from being effected by switching transients within the circuit. The circuit is driven by a square wave, although any duty cycle can be used.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Binary Trigger Counter Control

The binary counter provides an output free of spikes or other undesired transient effects due to internal switching. Counter output sampling is done at a different time than switching within the circuit. This prevents the output from being effected by switching transients within the circuit. The circuit is driven by a square wave, although any duty cycle can be used.

The drive pulses are coupled to the output AND's in a non inverted manner. However, an inverted drive wave is used to actuate the triggers T1, T2 and T4. A trigger is only switched by a positive voltage transition at its input. The trigger inputs are set up by AND's 10 and 11 so that they are triggered simultaneously by the drive pulses when they are to be actuated in a count sequence.

Each of the input AND's inherently provides an inverted output, indicated by an AND followed by an 1. Furthermore, trigger T1 is coupled to the drive source through an inverter.

The waveforms for the T1, T2 and T4 outputs show the triggering sequence of such triggers. The numbered sequence of broken lines at the lowest position in the figures indicates the timing and duration of the respective outputs from the counter. Thus, the outputs do not occur during any switching interval within the circuit and spikes are eliminated.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]