Browse Prior Art Database

Counter Circuit

IP.com Disclosure Number: IPCOM000096961D
Original Publication Date: 1962-Feb-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 50K

Publishing Venue

IBM

Related People

Lee, TL: AUTHOR [+3]

Abstract

The counter circuit uses magnetic core binary stages. Each core 1, 11, 16, 19 and 22 has two stable states. Each is provided with a drive winding 1a, 11a, etc., and an output winding 1b, 11b, etc., and one or more transfer windings c or d. Each output winding is connected in series with a diode 6, 14, 17 or 20 and 23 and a capacitor 7, 15, 18, 21 or 24.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 62% of the total text.

Page 1 of 2

Counter Circuit

The counter circuit uses magnetic core binary stages. Each core 1, 11, 16, 19 and 22 has two stable states. Each is provided with a drive winding 1a, 11a, etc., and an output winding 1b, 11b, etc., and one or more transfer windings c or
d. Each output winding is connected in series with a diode 6, 14, 17 or 20 and 23 and a capacitor 7, 15, 18, 21 or 24.

A binary counter requires only one stage. A quinary counter requires only four stages. The decimal counter shown uses five stages. The diode in series with each output winding is poled to pass an output pulse only when its associate core shifts from magnetization in the 1 direction to the 0 direction. The capacitor in series with the output winding is charged by an output pulse.

In stage D, a first positive pulse applied to winding 1a drives it in the 0 direction and charges capacitor 31. On pulse termination, capacitor 31 discharges through winding 1a and resistor 32, producing a negative pulse. This drives the core in the 1 direction. A second pulse appearing at terminals 2, 3 is applied to winding 1a and drives the core in the 0 direction, producing an output pulse. The charge on capacitor 7 feeds back through winding 1c, bucking the negative pulse from capacitor 31. Thus, the core remains magnetized in the 0 direction. Operation of the other cores A, B, C and D occurs similarly.

With application of successive pulses to inputs 2 and 3, the switching of stages A, B, C, D and E takes place as foll...