Browse Prior Art Database

Address Control Of Bit Drivers

IP.com Disclosure Number: IPCOM000097262D
Original Publication Date: 1962-Aug-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 50K

Publishing Venue

IBM

Related People

Bruce, GD: AUTHOR [+4]

Abstract

Address control of bit drivers in a multi stack magnetic core memory allows minimizing the number of bit drivers affecting each stack during a memory reference. Thus, maximizing of noise cancellation is secured.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Address Control Of Bit Drivers

Address control of bit drivers in a multi stack magnetic core memory allows minimizing the number of bit drivers affecting each stack during a memory reference. Thus, maximizing of noise cancellation is secured.

A typical magnetic core memory is operated as an upper stack and lower stack with a complete set of word drivers for each stack. The word drivers are subject to a memory address register to select a particular location for referencing. Each stack also has a complete set of bit drivers. There are thus two bit drivers for each bit position in the memory word. These sets of bit drivers are controlled by an odd even bit, such as the low order bit in the memory address register. Within each set, each bit driver corresponds to a specific assigned information position. During readin, it provides the data to be set into the assigned position of the referenced location. During readout, it interrogates the assigned position of the referenced location.

In the common bit sense mode of operation, each bit line also connects to a related sense amplifier. There is one sense amplifier for each bit position in the memory word. The sense amplifier is delicately balanced in order to sense the small readout signals over the relatively huge drive signals. The technique is to apply bit drive signals in balanced manner, usually by an equal and opposite pair of bit lines, to the sense amplifier so that drive signals cancel. The sense amplifier includes a differential transformer across its input terminals. The differential transformer cancels the large equal and opposite drive signals but passes the rel...