Browse Prior Art Database

Gated Amplifier

IP.com Disclosure Number: IPCOM000097492D
Original Publication Date: 1962-Dec-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 29K

Publishing Venue

IBM

Related People

Fletcher, RW: AUTHOR

Abstract

This gated amplifier is insensitive to noise signals. It produces a unipolar output signal regardless of the polarity of the input signal. The amplifier is especially adapted for memories in that noise signals occurring during the absence of the strobe signals do not appear as erroneous output from the memory.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 74% of the total text.

Page 1 of 2

Gated Amplifier

This gated amplifier is insensitive to noise signals. It produces a unipolar output signal regardless of the polarity of the input signal. The amplifier is especially adapted for memories in that noise signals occurring during the absence of the strobe signals do not appear as erroneous output from the memory.

A pair of transistors 1 and 2 is arranged as a differential amplifier supplied with the input signal from terminals 3 and 4. The transistors are biased to be slightly conducting. Connected to the collectors of each transistor are the diametrical ends A and B of a control circuit in the form of a bridge. Current is supplied to the collectors 5 and 6 from source 7 via a pair of inductors 8 and 9.

Source 7 also connects to junction C of the bridge. Junction D is connected to output terminal 11.

A switch 10, which can be a transistor circuit, provides a gate function and is between junctions C and D of the bridge. Normally, i.e., in the absence of a gating pulse, the switch is closed, directly connecting source 7 to output terminal
11. Then, the signal translating characteristics of the transistors do not affect the voltage level of the output terminal 11 as provided by the source 7. Also, any noise signal at the input does not appear at the output. This is due to the transistors being clamped through the first and second sets of diodes, 12 and 13 and 14 and 15, respectively.

When a positive input signal is received (terminal 3 positive relative...