Browse Prior Art Database

Controlling Conditional Program Branching

IP.com Disclosure Number: IPCOM000097595D
Original Publication Date: 1961-Mar-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 4 page(s) / 92K

Publishing Venue

IBM

Related People

Leary, TG: AUTHOR

Abstract

An alternate arrangement for controlling a conditional branching operation in a RAMAC type 305 data processing system is shown. The system comprises a data input unit 10, a central data processing unit 11, and a data output unit 12. Unit 10 may comprise a card reader, paper tape or magnetic tape reader, or other input units. Similarly, unit 12 may comprise a card punch, a printer, a paper tape punch or other output devices. Units 10 and 12 supply data to unit 11 for processing and to receive data after processing. Unit 11 includes a magnetizable recording drum 15 having a timing track 16, a plurality of instruction tracks 17, a symbolic entry track 18, a plurality of accumulator tracks 19, a plurality of general storage tracks 20, an input track 21 and an output track 22. Each track has 100 character positions C0...

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 40% of the total text.

Page 1 of 4

Controlling Conditional Program Branching

An alternate arrangement for controlling a conditional branching operation in a RAMAC type 305 data processing system is shown. The system comprises a data input unit 10, a central data processing unit 11, and a data output unit 12. Unit 10 may comprise a card reader, paper tape or magnetic tape reader, or other input units. Similarly, unit 12 may comprise a card punch, a printer, a paper tape punch or other output devices. Units 10 and 12 supply data to unit 11 for processing and to receive data after processing. Unit 11 includes a magnetizable recording drum 15 having a timing track 16, a plurality of instruction tracks 17, a symbolic entry track 18, a plurality of accumulator tracks 19, a plurality of general storage tracks 20, an input track 21 and an output track 22. Each track has 100 character positions C0... C99 with each being divided into seven binary bit positions B0... Br and adjacent character positions being separated by a space bit position Bs.

A magnetic transducer 23 is associated with each track for recording and reading data. Transducer 23 associated with track 16 supplies pre-recorded clock pulse signals to the timing generator 24.

This provides various timing signals throughout the processing unit to enable the processing of data. Three main timing cycle signals, I cycle, R cycle and W cycle, each of which may correspond to one revolution of the drum, are provided by generator 24. In addition, generator 24 provides character signals C0... C99 which occur during each cycle signal and bit signals B0... Bs which occur during each character signal.

Transducers 23 associated with tracks 17 supply instructions to the instruction register 27 during I cycle under the control of the program counter 28 and generator 24. Each instruction comprises ten characters so that each track 17 contains ten instructions. The state of counter 28 selects the particular instruction which is to be supplied to register 27.

The T(1), A(1), B(1) portion of the instruction determines the track and character position on the track from which the reading of data is to begin. The T(2), A(2), B(2) portion of the instruction determines the track and character position at which the writing of data is to begin. The MN portion of the instruction determines the number of characters which are read from the T(1) track and written onto the T2 track. The P and Q portions of the instruction are special characters which initiate special control functions.

In a track-to-track data transfer operation data flow during an R cycle is from the T(1) track, starting at character position A(1)B(1) for MN number of characters, to the single character register 30 serial by bit, serial by character and from register 30 to the core buffer 31 parallel by bit and serial by character. Data flow during W cycle is from buffer 31 to register 30 parallel by bit, serial by character and from register 30 to the T(2) track, starting at...