Browse Prior Art Database

Readout Sequencing System

IP.com Disclosure Number: IPCOM000097608D
Original Publication Date: 1961-Mar-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 47K

Publishing Venue

IBM

Related People

Zito, CA: AUTHOR

Abstract

The system provides a particular readout sequence for a plurality of status registers found in respective readout circuits 1, 2... N. Each register has triggers T(1)... T(n) which store data, such as status conditions, received from a respective unit 1, 2... N (not shown). The data represents the status of a tape read-write unit, for example. Data may be asynchronously stored in the respective status registers.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Readout Sequencing System

The system provides a particular readout sequence for a plurality of status registers found in respective readout circuits 1, 2... N. Each register has triggers T(1)... T(n) which store data, such as status conditions, received from a respective unit 1, 2... N (not shown). The data represents the status of a tape read-write unit, for example. Data may be asynchronously stored in the respective status registers.

The readout circuits are selected in sequence according to their sequential connection along a readout signal line. Each register has its triggers read out in parallel to respective Readout Busses. Whenever no data is stored in a particular register, its readout circuit is automatically skipped.

The readout of all Readout Circuits is under control of a control unit (not shown), which transmits a readout signal and set and reset signals. The set and reset signals may be time interleaved pulse trains which are continuously provided.

Whenever any data is stored in a register trigger T(1)... T(n) its output passes through an OR to enable an AND &(c). Thereafter, a set signal pulse from the control unit can pass through AND & to set a waiting trigger T(w). When T(w) is set, its opposite outputs disarm AND &(a) and arm AND &(b).

Consequently, trigger T(w) is set when its register receives data. As soon as the control unit provides a readout signal pulse, the first readout circuit having a set T(w) has the readout signal passed through &(b) to set a r...