Browse Prior Art Database

Noise Discriminator

IP.com Disclosure Number: IPCOM000097609D
Original Publication Date: 1961-Mar-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 24K

Publishing Venue

IBM

Related People

Thome, RE: AUTHOR

Abstract

This circuit discriminates between in formation and noise signals in the output winding of a two core per bit memory. The circuit takes advantage of the facts that: (1) the 1 and 0 information signals from a two core per bit memory are of equal amplitude but opposite polarity and (2) the noise signal always precedes the information signal. The noise preceding a given information signal may have an amplitude greater than that of the information signal and may be of either the same or opposite polarity.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 79% of the total text.

Page 1 of 2

Noise Discriminator

This circuit discriminates between in formation and noise signals in the output winding of a two core per bit memory. The circuit takes advantage of the facts that: (1) the 1 and 0 information signals from a two core per bit memory are of equal amplitude but opposite polarity and (2) the noise signal always precedes the information signal. The noise preceding a given information signal may have an amplitude greater than that of the information signal and may be of either the same or opposite polarity.

A signal on the output winding of the memory is fed through a strobe gate into a network having two branches, each of which includes a rectifying element. The polarities of the two rectifying elements are opposite. Each of the branches feeds one input terminal of a data register flip flop. The flip flop responds to positive input pulses to switch to one state, and to negative input pulses to switch to the other state.

A memory read signal is applied to the strobe gate at the beginning of read time and lasts for its duration. When read current is applied to the array, the noise signal passes through the gate and one branch network to set the flip flop to one or the other of its states. The information signal then passes through the gate and a branch network to set the flip flop to the desired state. If the preceding signal is of the same polarity as the information signal, the information signal has no switching effect on the flip flop.

At the end...