Browse Prior Art Database

Word-oriented Memory

IP.com Disclosure Number: IPCOM000097642D
Original Publication Date: 1961-Mar-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 41K

Publishing Venue

IBM

Related People

Siegle, WT: AUTHOR [+2]

Abstract

The article A High Speed Ferrite Storage System by C. J. Quartly, Electronic Engineering, December 1959, at page 756, describes a word-oriented memory system which employs two magnetic cores for each bit storage cell. A word drive winding couples both cores of a given cell in the same sense. A bit drive winding couples the two cores of the cell in opposite senses.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Word-oriented Memory

The article A High Speed Ferrite Storage System by C. J. Quartly, Electronic Engineering, December 1959, at page 756, describes a word-oriented memory system which employs two magnetic cores for each bit storage cell. A word drive winding couples both cores of a given cell in the same sense. A bit drive winding couples the two cores of the cell in opposite senses.

Information is stored by application of current to the word drive line to switch both cores from their reset state toward some intermediate point on their hysteresis loops. Bit current, the direction of which represents the value of information being stored, is simultaneously applied to the bit drive line. One of the two cores experiences the effect of the sum of these currents while the other experiences the effects of the difference. One core is accordingly, switched farther from the reset state than the other and upon being returned during readout, produces a larger output signal. The cores are coupled in opposition to a common output winding and the polarity of the net output of the two cores determines the value of the information read out.

The circuit shown obtains the same result as that described in the cited article without requiring bipolar bit or digit currents during the storing cycle. In this circuit the two cores A and B of each cell have dissimilar hysteresis properties as shown by the superimposed hysteresis loops in each of the two lower drawings. Dissimilarities either in the form of loops having different slopes (...