Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Word Oriented Memory

IP.com Disclosure Number: IPCOM000097643D
Original Publication Date: 1961-Mar-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 1 page(s) / 12K

Publishing Venue

IBM

Related People

Bruce, GD: AUTHOR [+2]

Abstract

In the article A High Speed Ferrite Storage System by C. J. Quartly, Electronic Engineering, December 1959, at page 756, there is described a word-oriented memory system employing two magnetic cores for each bit storage location. In the memory system shown the benefits of two core per bit storage are attained with less than two cores per storage location.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 54% of the total text.

Page 1 of 1

Word Oriented Memory

In the article A High Speed Ferrite Storage System by C. J. Quartly, Electronic Engineering, December 1959, at page 756, there is described a word- oriented memory system employing two magnetic cores for each bit storage location. In the memory system shown the benefits of two core per bit storage are attained with less than two cores per storage location.

Each column drive winding of the memory represents a different word storage location. The row drive lines represent bit storage positions. A bit storage core S is positioned at each row and column intersection. A common bit sense line is serially coupled to all of the storage cores in each different row. One reference core R is provided on each bit sense line. The cores R are coupled to a drive line which forms a common return for all of the word drive lines, but are not coupled to the bit drive lines.

A word is written in memory by energizing a selected word drive line to switch all of the associated storage cores and the reference cores to some intermediate point, for example, point r on their respective hysteresis loops. The bit drive lines are energized coincidently with the selected word line in either of two opposite directions, one direction to store a 1 and the opposite direction to store a 0. The bit excitations aid or oppose the word excitation in several storage cores so that they are driven to slightly higher or lower intermediate points on their hysteresis loops to represent st...