Browse Prior Art Database

Obtaining Timing Pulses From A Ramp Voltage

IP.com Disclosure Number: IPCOM000097876D
Original Publication Date: 1961-Aug-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 66K

Publishing Venue

IBM

Related People

Martin, VC: AUTHOR [+2]

Abstract

The circuit develops timing pulses from a ramp (saw-tooth) voltage. A start pulse coupled to generator 11 provides a ramp voltage 10 (A). A plurality of level sense devices 13, 15, 17 and 19 are triggered at different voltage levels (B). These receive the output from generator 11. The outputs from sense devices 13, 15, 17 and 19 are combined by inverters 21, 23 and 25 AND's 27, 29 and 31 to form timing pulses. For example, AND 27 provides a pulse due to device 13 until the output from device 15, coupled through inverter 21 to AND 27, cuts off AND 27 thus developing pulse a-b.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 73% of the total text.

Page 1 of 2

Obtaining Timing Pulses From A Ramp Voltage

The circuit develops timing pulses from a ramp (saw-tooth) voltage. A start pulse coupled to generator 11 provides a ramp voltage 10 (A). A plurality of level sense devices 13, 15, 17 and 19 are triggered at different voltage levels (B). These receive the output from generator 11. The outputs from sense devices 13, 15, 17 and 19 are combined by inverters 21, 23 and 25 AND's 27, 29 and 31 to form timing pulses. For example, AND 27 provides a pulse due to device 13 until the output from device 15, coupled through inverter 21 to AND 27, cuts off AND 27 thus developing pulse a-b.

The circuit is utilized in a system (C) for addressing a core matrix 20. While a three-by-three core matrix is shown, any size matrix may be used. To initiate operation of the circuit, a start pulse is coupled to threes address voltage generator 22. This triggers level sense devices 1, 2 and 3 to activate switches SW1, SW2 and SW3 of matrix 20 to successively scan the columns of cores. The outputs from devices 1, 2 and 3 are also coupled to a units address generator 24. This provides a ramp voltage of three times the frequency of the ramp voltage of generator 21. The voltage from generator 24 energizes level sense devices A, B and C to activate switches SWA, SWB and SWC to successively scan the rows of cores at three times the rate at which the columns of cores are scanned.

The outputs from devices A, B and C are also coupled to ramp voltage clock...