Browse Prior Art Database

Shift Register And Binary Triggers

IP.com Disclosure Number: IPCOM000097961D
Original Publication Date: 1961-Oct-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 38K

Publishing Venue

IBM

Related People

Earle, J: AUTHOR

Abstract

The upper left circuit is a sequential switch which functions as a single bit position of a shift register. Only a single shift input is required. In the circuit, information is not generated at the output until after the shift signal ends.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Shift Register And Binary Triggers

The upper left circuit is a sequential switch which functions as a single bit position of a shift register. Only a single shift input is required. In the circuit, information is not generated at the output until after the shift signal ends.

Input signal changes are not reflected at the output terminal until after a negative shift signal is applied and such returns positive. The circuit is implemented with stroke function NOR blocks. Each provides a positive output only when one or more of the inputs are negative. The initial conditions are shown by the polarities at the output of each block (time A, operational wave forms). At B, a negative signal causes NOR 2 to become positive, NOR 1 negative, and NOR 4 positive. At B, the output from NOR 6 does not change, so that the next position receives no change in its input. At C, the shift signal returns positive, causing NOR 3 to become negative, and NOR's 5 and 6 to switch. If another negative signal is applied after C, NOR 3 becomes positive. However, no other NOR blocks change, and the output remains positive. At D, a negative input causes NOR 1 to become positive. No other blocks change, and the output remains positive. At E, a negative signal is applied, causing NOR 3 to become positive, and NOR 4 to become negative. This latches NOR 3 positive. At F, the shift returns positive, causing NOR 2 to become negative, NOR 5 positive, and NOR 6 negative. This latches NOR 5 positive. At G, the input becomes positive, causing no effect upon NOR 1 and, therefore, no output effect. The condition after G is the same as that at A. No change in t...