Browse Prior Art Database

Semiconductor Counter

IP.com Disclosure Number: IPCOM000098131D
Original Publication Date: 1960-Feb-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 34K

Publishing Venue

IBM

Related People

Kennedy, DP: AUTHOR

Abstract

The counter comprises a series of hook collectors 10, 11, 12 and 13 disposed in spaced relation on the base region 14 of a single semiconductor block 15. This has a large area emitter base junction 16. The base region 14 is grounded. The emitter region 17 is connected through a resistor 18 and a biasing source 19 to a staircase current wave input source 20. The hook collectors 10, 11, 12 and 13 are connected, respectively, through resistors 21, 22, 23 and 24. The latter have progressively greater values of resistance to a load resistor 25 in series with a biasing source 26. Output terminals 27 are connected to the resistor 25.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 58% of the total text.

Page 1 of 2

Semiconductor Counter

The counter comprises a series of hook collectors 10, 11, 12 and 13 disposed in spaced relation on the base region 14 of a single semiconductor block 15. This has a large area emitter base junction 16. The base region 14 is grounded. The emitter region 17 is connected through a resistor 18 and a biasing source 19 to a staircase current wave input source 20. The hook collectors 10, 11, 12 and 13 are connected, respectively, through resistors 21, 22, 23 and 24. The latter have progressively greater values of resistance to a load resistor 25 in series with a biasing source 26. Output terminals 27 are connected to the resistor
25.

The hook collectors are constructed so that their inherent current gains increase progressively in the order of their enumeration above. These hook collectors and the device itself may be built in a manner similar to the full adder transistor described in connection with Figure 6 of the article by R.F. Rutz, entitled Two Collector Transistor for Binary Full Addition, which appears in the IBM Journal of Research and Development, Volume 1, No. 3, July 1957 at pages 212-222.

Assuming initially that the several hook collectors are in an off state, a small increase in current causes conduction in the hook collector having the highest current gain. Accordingly, the first current step in a current wave applied by source 20 to the emitter region 17 renders the hook collector 10 conductive. The second current step turns on hook...