Browse Prior Art Database

Digital To Analog Converter

IP.com Disclosure Number: IPCOM000098159D
Original Publication Date: 1960-Feb-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 25K

Publishing Venue

IBM

Related People

Shevel, WL: AUTHOR

Abstract

A digital to analogue converter is realized by coupling a plurality of bistable magnetic cores and a switch core to a tunnel or Esaki diode. The characteristics of the circuit are such as to allow stable operation of the diode in a low current, high voltage state, just beyond its negative resistance region. Information is entered into the different bistable cores by means of individual input windings.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Digital To Analog Converter

A digital to analogue converter is realized by coupling a plurality of bistable magnetic cores and a switch core to a tunnel or Esaki diode. The characteristics of the circuit are such as to allow stable operation of the diode in a low current, high voltage state, just beyond its negative resistance region. Information is entered into the different bistable cores by means of individual input windings.

Upon energization of the control winding, the switch core provides an impulse great enough to cause the diode to switch beyond its negative resistance region and into its high conductive state. The increased current flow through the diode then starts switching all the cores from the information stable state to a datum stable state. As the cores previously left in the information state are switched, a back voltage (delta o/delta t) is generated which keeps the diode in the high conductive state until all the cores are switched. The average amplitude of the current pulse which flows during this switching period is then approximately, inversely proportional to the number of bistable cores reset to the datum stable state, while the period of time in which this current pulse flows is approximately, directly proportional to the number of cores reset.

1

Page 2 of 2

2

[This page contains 1 picture or other non-text object]