Browse Prior Art Database

Binary Trigger

IP.com Disclosure Number: IPCOM000098216D
Original Publication Date: 1960-Apr-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 35K

Publishing Venue

IBM

Related People

McDonald, WL: AUTHOR

Abstract

The binary trigger comprises six similar NOR logical blocks connected in accordance with sequential logic techniques. Each circuit element is a standard non-translating inverter having three inputs to a resistor AND circuit and a PNP transistor functioning as an inverter. NPN transistors may also be used in the circuit by suitably reversing biasing potentials.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 77% of the total text.

Page 1 of 2

Binary Trigger

The binary trigger comprises six similar NOR logical blocks connected in accordance with sequential logic techniques. Each circuit element is a standard non-translating inverter having three inputs to a resistor AND circuit and a PNP transistor functioning as an inverter. NPN transistors may also be used in the circuit by suitably reversing biasing potentials.

In low speed computer networks, triggers employing standard logic techniques have in many instances been found to be quite unreliable because of dynamic casualty or sliver conditions. These conditions are avoided by designing the trigger on the basis of a cause and effect relationship which makes it positive in operation and independent of component switching times. One logical block cannot operate in time until the action of the previous block has been completed. Each block, by virtue of having a finite switching time, can function equally well, even though the individual components may have switching times that vary over a wide range.

The trigger is set or reset by a negative signal at the set or reset inputs. Assuming the trigger to be reset and the voltages at the outputs of the six blocks as shown, the first input signal results in all three inputs to block D becoming positive causing its output to go negative. This negative output is applied to block B causing the 1 output of the trigger to go positive. This is fed back to block A whose output now goes negative. The output of block A dr...