Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Counter

IP.com Disclosure Number: IPCOM000098225D
Original Publication Date: 1960-Apr-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 3 page(s) / 51K

Publishing Venue

IBM

Related People

Wolff, HP: AUTHOR

Abstract

In a decade counter consisting of stages A, B and C, stage A forwards a pulse to stage B on the second, fourth, sixth, eighth and tenth input pulses. Stage B forwards a first pulse to stage C on the sixth input pulse and a second pulse to stage C on the tenth pulse. On the tenth pulse, stage C forwards an output pulse to a storage core 8.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 3

Counter

In a decade counter consisting of stages A, B and C, stage A forwards a pulse to stage B on the second, fourth, sixth, eighth and tenth input pulses. Stage B forwards a first pulse to stage C on the sixth input pulse and a second pulse to stage C on the tenth pulse. On the tenth pulse, stage C forwards an output pulse to a storage core 8.

Initially, all the cores in stages A, B and C are in the 0 state except core 5 which is in the 1 state. The first input to terminals 1 sets cores 2 and 3 to the 1 state. The output windings 4 and 5 are in bucking relation and their induced voltages cancel, resulting in no change in the off status in transistor 6. At the end of the input pulse, core 2 is reset by winding 7 (as it is after each input pulse) while core 3 remains in the 1 state.

A second input to terminals 1 switches only core 2 to the 1 state and the resulting output voltage turns on transistor 6. This causes a flow of current from ground through diode 8 in stage A, the reset winding 9 of core 3 and input windings 10, 11 and 12 of stage B. This causes core 3 to reset to the 0 state. Cores 13 and 14 of stage B are switched to the 1 state. However, core 15 is unaffected since it is already in the 1 state. The outputs of cores 13 and 14 in windings 16 and 17 cancel. Therefore, no current flows in the loop containing diode 18 and no output is forwarded from stage B to stage C. When core 14 switches from the 0 to the 1 state, it produces current flow in winding 19 for charging condenser 20. After termination of the driving pulse, condenser 20 discharges through winding 21 to switch core 15 from the 1 to the 0 state. Core 14 remains in the 1 state.

The third input to stage A sets core 3 to the 1 state, as did the first input, but does not affect stage B. The fourth input again operates...