Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Memory Address Decoder

IP.com Disclosure Number: IPCOM000098259D
Original Publication Date: 1960-Jun-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 57K

Publishing Venue

IBM

Related People

Constantine, G: AUTHOR

Abstract

The circuit combines current switching circuits and a magnetic core decoder to provide a simple address decoding network for operating a load-sharing memory matrix switch.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 57% of the total text.

Page 1 of 2

Memory Address Decoder

The circuit combines current switching circuits and a magnetic core decoder to provide a simple address decoding network for operating a load-sharing memory matrix switch.

With a load-sharing matrix switch 10 shown, a given two of the four input lines 11 must be energized at read time to switch one selected core and develop a memory read drive pulse on the associated secondary winding. The remaining two input lines 11 must be energized at write time to switch the same core in the opposite direction to develop a memory write drive pulse in the secondary winding. In this decoder, the address word stored in the address register 12 provides inputs to the three-way current switching AND circuits 13, 14 and 15. In the one AND circuit 13, for example, that has all of its inputs including gate pulse G(1) provided, current flows through the lower half of the split input winding of the associated decoder core 16, switching that core from the reset to the set state. Current flows through the upper half of the input windings on the decoder cores 17 and 18, the AND circuits of which are not satisfied, holding these cores in the reset state.

The decoder core which is switched induces outputs in all four of the output lines 19. Because of the winding pattern employed, the signals induced in two of the lines are of one polarity while the signals induced in the other two lines are of the opposite polarity. These opposing outputs are fed directly to current...