Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Parallel 12 To 6 And 12 To 1 Translators

IP.com Disclosure Number: IPCOM000098430D
Original Publication Date: 1960-Oct-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 43K

Publishing Venue

IBM

Related People

Burdick, HJ: AUTHOR

Abstract

The circuit converts a twelve bit Hollerith code into a six bit binary code (BCD) plus a parity bit for the BCD code. A 12 to 6 translator generates the BCD signals and a separate 12 to 1 translator generates the parity check bit. The outputs from the translators are fed into a gating circuit from which the signals are fed to both a parity checking circuit and to the output bus. Since the parity check bit and the BCD signals are generated by separate translators, errors in either translator are detected by the parity check circuit.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 91% of the total text.

Page 1 of 2

Parallel 12 To 6 And 12 To 1 Translators

The circuit converts a twelve bit Hollerith code into a six bit binary code (BCD) plus a parity bit for the BCD code. A 12 to 6 translator generates the BCD signals and a separate 12 to 1 translator generates the parity check bit. The outputs from the translators are fed into a gating circuit from which the signals are fed to both a parity checking circuit and to the output bus. Since the parity check bit and the BCD signals are generated by separate translators, errors in either translator are detected by the parity check circuit.

The two translators could be made to operate completely independent from one another. However, simplifications result when NOR logical circuitry is used and if the 12 to 6 translator is made to generate the following signals: (1) a blank column indication, designated B, which is generated when there are no input signals and
(2) a numeric indication, designated N, which is generated when there is a signal on any one of the input lines 1 to 9.

(Image Omitted)

The logical circuitry which is used is defined by the following Boolean equations: Outputs Inputs

BCD1 = 1 + 3 + 5 + 7 + 9

BCD2 = 2 + 3 + 6 + 7 + (5 * 8) + (0 * bar N) BCD4 = 4 + 5 + 6 + 7 BCD8 = 8 + 9 + ( 0 * bar N)

BCDA = 12 + (0 * N) + B

BCDB = 12 + 11

BCDC = (11+0) * (3 * bar 8 + 5 + 6 + 9 + 4 * 8) + (12 + bar 11 * bar 0) bar (4*8) * (1 + 2 + 4 + 7 * bar 8 +

bar 5 * bar 7 * 8 + bar 11 * bar 0 * 3 * 8) + B (11 * 0) + 0 * 2 * 8 N = 1 + 2 +...