Browse Prior Art Database

A Broadside Counter

IP.com Disclosure Number: IPCOM000098431D
Original Publication Date: 1960-Oct-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

D'Antonio, RA: AUTHOR

Abstract

The broadside counter circuit allows a step input to be applied in parallel to a flip flop register. This permits the contents of the register to be read out almost immediately after the step pulse is applied. With this circuit the time required between the step and the readout pulse remains constant regardless of the register size, this time being approximately equal to the resolution time of a flip flop.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 83% of the total text.

Page 1 of 2

A Broadside Counter

The broadside counter circuit allows a step input to be applied in parallel to a flip flop register. This permits the contents of the register to be read out almost immediately after the step pulse is applied. With this circuit the time required between the step and the readout pulse remains constant regardless of the register size, this time being approximately equal to the resolution time of a flip flop.

In operation, the step pulse is applied simultaneously to sample gates G1...G4 in the upper row. Outputs are derived simultaneously from such of these gates as are conditioned by their corresponding AND circuits. The output from the upper row gate of each stage is applied to complement the flip flop of the next succeeding stage. Once the desired flip flops have been complemented, the readout pulse is applied to sample gates G5...G8. While the contents of the register are being read out, the states of the individual AND circuits may be changed in response to the new contents of register flip flops in a stage by stage manner so as to properly condition the upper row gates for the next step pulse.

For example, if a 3 was originally stored in the register, gates G1 and G2 are conditioned and AND circuit A11 is in its on state. The next step pulse then complements flip flops FF1, FF2 and FF3. The number 4 now stored in the register can be read out as soon as the flip flops are switched. While the contents of the register are being read out, the A...