Browse Prior Art Database

Magnetic Core Binary Adder

IP.com Disclosure Number: IPCOM000098447D
Original Publication Date: 1960-Oct-01
Included in the Prior Art Database: 2005-Mar-07
Document File: 2 page(s) / 29K

Publishing Venue

IBM

Related People

Newman, CA: AUTHOR [+2]

Abstract

A single stage of the binary adder comprises three cores 11, 12 and 13 each having three input windings A, B and C wound in the same first direction. A bias winding 14 is wound through core 11 in the first direction, is not wound on core 12 and is wound on core 13 in a second direction.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 88% of the total text.

Page 1 of 2

Magnetic Core Binary Adder

A single stage of the binary adder comprises three cores 11, 12 and 13 each having three input windings A, B and C wound in the same first direction. A bias winding 14 is wound through core 11 in the first direction, is not wound on core 12 and is wound on core 13 in a second direction.

The output comprises a sum winding 15 and a carry winding 16. The sum winding 15 is wound through cores 11 and 13 in the first direction and through core 12 in a second direction. The carry winding is wound on core 12 in a first direction and is not wound on cores 11 and 13. A readout winding 17 is wound on each of the cores in a reverse direction. Each of the input and bias windings provides a half select current pulse while the readout winding provides a full select current pulse. All the currents are of the same polarity and the bias winding pulses are applied coincidentally with the input pulses. The input pulses representing the digits to be added are coupled to input windings A, B and C and the proper output is provided in the sum 15 and carry 16 windings.

Assume, for example, that inputs A and B each representing binary ones are to be added. Since the biasing pulse is coincidental with inputs A and B, cores 11 and 12 shift stable states while core 13 does not shift. When a pulse on readout winding 17 is subsequently received, the output from core 12 cancels the output from core 11 in the sum winding 15. Only the carry winding 16 provides an output...