Browse Prior Art Database

A.C. Binary Trigger

IP.com Disclosure Number: IPCOM000098668D
Original Publication Date: 1959-Aug-01
Included in the Prior Art Database: 2005-Mar-08
Document File: 2 page(s) / 29K

Publishing Venue

IBM

Related People

Maley, GA: AUTHOR

Abstract

A binary trigger is shown composed of four plural input inverter blocks. Each block comprises a junction transistor having a two-legged resistor input network and so biased that a negative input on either or both inputs renders the transistor conductive.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

A.C. Binary Trigger

A binary trigger is shown composed of four plural input inverter blocks. Each block comprises a junction transistor having a two-legged resistor input network and so biased that a negative input on either or both inputs renders the transistor conductive.

In the absence of a signal at the input terminal the transistors in blocks 1, 2 and 4 are conductive while that in block 3 is off. Output 1 is down and output 2 is up. A positive shift at the input is coupled through the RC network to the inputs of blocks 1 and 2 and the states of blocks 2, 3 and 4 change to produce a positive shift at output 1 and a negative shift at output 2. A negative shift at the input does not affect the circuit, but the succeeding positive rise switches the circuit back to its original state. The trigger acts to produce complementary outputs in response to every other positive shift at the input.

NPN transistors may be used with suitable reversals of polarity.

1

Page 2 of 2

2

[This page contains 3 pictures or other non-text objects]