Browse Prior Art Database

Serial Input Serial Output Core Storage Device

IP.com Disclosure Number: IPCOM000098672D
Original Publication Date: 1959-Aug-01
Included in the Prior Art Database: 2005-Mar-08
Document File: 2 page(s) / 48K

Publishing Venue

IBM

Related People

Olson, GE: AUTHOR

Abstract

The apparatus translates a variable length data field received serially from a keyboard to a fixed length data field provided serially at an output. Basic units are a coordinate address core array and a closed timing ring for the selection of each unique location of the storage array.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 61% of the total text.

Page 1 of 2

Serial Input Serial Output Core Storage Device

The apparatus translates a variable length data field received serially from a keyboard to a fixed length data field provided serially at an output. Basic units are a coordinate address core array and a closed timing ring for the selection of each unique location of the storage array.

The storage array has ten positions of digit storage (0 through 9), eight digit locations and a space position for each of the eight locations. Initially, the ring and the digit portion of the array are reset to 0 and the space cores are set to the 1 state. A selected one of the digit lines is provided with half-select current and also the first location is provided with half-select current under control of the timing ring so that the digit is entered by switching a particular core to the 1 state and the space core is reset to 0. The ring advances for each digit and the data field is stored.

The ring is not reset for reading out the data so that any remaining locations of storage which contain space cores set to 1 are read out before the data field. The Half-Select on Read Out line is energized to provide half-select current to all cores of the array on one axis. Then, the Plus on Read Out line and the outputs of the timing ring provide halfselect current sequentially by location on the other axis to switch the cores to the 0 state, and this provides output signals at the space and digit outputs. For example, if storage locations 1, 2 a...