Browse Prior Art Database

Sine Wave Amplitude Limiter

IP.com Disclosure Number: IPCOM000098756D
Original Publication Date: 1959-Dec-01
Included in the Prior Art Database: 2005-Mar-08
Document File: 2 page(s) / 45K

Publishing Venue

IBM

Related People

Van Winkle, HE: AUTHOR

Abstract

In standard clipper circuitry the limiting of the maximum amplitude of an input sine wave produces a flat topped or square wave output which is a highly distorted sine wave. The circuit at the upper left limits the maximum amplitude of an input sine wave without introducing distortion in the output wave.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 53% of the total text.

Page 1 of 2

Sine Wave Amplitude Limiter

In standard clipper circuitry the limiting of the maximum amplitude of an input sine wave produces a flat topped or square wave output which is a highly distorted sine wave. The circuit at the upper left limits the maximum amplitude of an input sine wave without introducing distortion in the output wave.

The input sine wave E(S) is applied through a relatively high series resistor RIN across an outer diode bridge comprising diodes D(1), D(2), D(3) and D(4). The output of the outer bridge is applied across a low value load resistor R(L). A reference sine wave source E(R) is connected across an inner diode bridge comprising the diodes D(5), D(6), D(7) and D(8). The output of the inner bridge is also applied across the lowvalue load resistor R(L).

In general, with this arrangement, when the amplitude of the input sine wave E(S) is below that of the reference voltage E(R), the output wave E(O) will exactly follow the input wave. However, when the input wave E(S) exceeds the amplitude of the reference voltage E(R), the outer bridge is arranged so as to conduct current through the high series resistor R(IN) and the low load resistor R(L) in such a manner that most of the input voltage is dropped across the high series resistor R(IN). The attenuated signal then appears at the output E(O) of the circuit, since the increased current flow through the low load resistor R(L) is small compared to current through R(L) due to the reference voltage E(...