Browse Prior Art Database

Three State Storage Element

IP.com Disclosure Number: IPCOM000098799D
Original Publication Date: 1959-Dec-01
Included in the Prior Art Database: 2005-Mar-08
Document File: 2 page(s) / 33K

Publishing Venue

IBM

Related People

Lafave, LE: AUTHOR

Abstract

A conventional magnetic memory element, such as the torroid shown above, may be conditioned into three distinctly different stable magnetic states by proper control of driving currents. These conditions, shown on the hysteresis loop at the right, comprise a reset state 0, a fully set state l and a partially set state 2. Application of a resetting pulse to a core in the 1 state produces an output pulse such as that shown by the solid line at the left while application of a similar resetting pulse to a core in the 2 state produces an output pulse such as the one shown by the dashed line. As these lines indicate, the partially set core returns to the reset state significantly faster than the fully switched core.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Three State Storage Element

A conventional magnetic memory element, such as the torroid shown above, may be conditioned into three distinctly different stable magnetic states by proper control of driving currents. These conditions, shown on the hysteresis loop at the right, comprise a reset state 0, a fully set state l and a partially set state 2. Application of a resetting pulse to a core in the 1 state produces an output pulse such as that shown by the solid line at the left while application of a similar resetting pulse to a core in the 2 state produces an output pulse such as the one shown by the dashed line. As these lines indicate, the partially set core returns to the reset state significantly faster than the fully switched core. The peak output voltage developed by resetting a partially set core occurs at time A, while the peak output voltage developed by resetting a fully set core occurs at a later time B.

The 0, 1 and 2 state outputs are distinguished by a time amplitude detection method. The output is clipped to eliminate signals of the 0 state output level and then sampled at each of times A and B. If a high amplitude signal is sensed at time A, a stored 2 is read. If a high amplitude signal is sensed at time B, a stored 1 is read. If no high amplitude signal is sensed at either sampling time, a stored 0 is read.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]