Browse Prior Art Database

Data Comparison Device

IP.com Disclosure Number: IPCOM000098809D
Original Publication Date: 1959-Dec-01
Included in the Prior Art Database: 2005-Mar-08
Document File: 2 page(s) / 61K

Publishing Venue

IBM

Related People

Allen, LG: AUTHOR

Abstract

The system comprises two core storage matrices 1 and 2. usable alternately for storing data read sequentially from cards at a first station 3. Each card is read a second time at station 4, one card cycle after reading at station 3. The data read at station 4 and stored in a matrix 5 are read out to a compare unit 6. Here the data are compared with data from the same card which was read one cycle earlier and stored in one of the matrices 1 or 2.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 96% of the total text.

Page 1 of 2

Data Comparison Device

The system comprises two core storage matrices 1 and 2. usable alternately for storing data read sequentially from cards at a first station 3. Each card is read a second time at station 4, one card cycle after reading at station 3. The data read at station 4 and stored in a matrix 5 are read out to a compare unit 6. Here the data are compared with data from the same card which was read one cycle earlier and stored in one of the matrices 1 or 2.

The matrices 1 and 2 have common half-select lines 7 energized from station 3; common half-select lines 8 energized from a digit emitter; and individual, inhibit and half-reset lines 9 and 10 which are energized selectively by a switch
11.

The matrix 5 has half-select lines 12 energized from station 4; half-select lines 13 energized from a digit emitter; and a half-reset line 14.

All three matrices have common half-readout lines 15, one for each column of storage, energized from drivers 16.

Data, corresponding to data then in matrix 5, are read out of matrix 1 or 2, one storage position at a time, into a character register 17 by a half-reset pulse on line 9 or 10, in coincidence with readout signals on successive lines 15. The pulses on lines 15, coincident with halfreset signals on line 14, read out corresponding columns from matrix 5 to a character register 18. The contents of registers 17 and 18 are compared in the compare unit 6 and any discrepancy is indicated by a signal on a line 19.

1

Page 2...