Browse Prior Art Database

Two Out of Five Code Checking

IP.com Disclosure Number: IPCOM000098834D
Original Publication Date: 1958-Jun-01
Included in the Prior Art Database: 2005-Mar-08
Document File: 2 page(s) / 30K

Publishing Venue

IBM

Related People

Cochrane, HW: AUTHOR

Abstract

A pair of cores may be used for checking in a 2 out of 5 code system. The upper core of the drawing will be switched if more than 2 out of 5 information bits are present on the five leads labeled A, B, C, D and E. The lower core will be switched if there are less than 2 bits, and neither core will be switched if the correct number of bits is present.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

Two Out of Five Code Checking

A pair of cores may be used for checking in a 2 out of 5 code system. The upper core of the drawing will be switched if more than 2 out of 5 information bits are present on the five leads labeled A, B, C, D and E. The lower core will be switched if there are less than 2 bits, and neither core will be switched if the correct number of bits is present.

The information leads and bias leads are energized simultaneously and it takes 2 H(0) in a P direction to switch a core. An information lead will contribute 1 H(0) to each core if it is selected.

The upper core has the 5 information leads wound in the P direction and a 1 H(0) bias lead wound in the N direction. Only if there are more than two information bits will the algebraic sum be over 2 H(0) in the P direction to overcome the 1 H(0) bias and to switch the upper core.

The lower core has the five information leads wound in the N direction and a 3 H(0) bias lead wound in the P direction. Only if there are less than two information bits will the 3 H(0) bias fail to be over come and there will then be an algebraic sum of 2 H(0) or over in the P direction to switch the lower core.

The sense line senses when either core has switched and operates an error detection trigger through the sense amplifier to signify the error.

1

Page 2 of 2

2

[This page contains 2 pictures or other non-text objects]