Browse Prior Art Database

Ring Check Circuit

IP.com Disclosure Number: IPCOM000098903D
Original Publication Date: 1958-Oct-01
Included in the Prior Art Database: 2005-Mar-08
Document File: 2 page(s) / 42K

Publishing Venue

IBM

Related People

Ormes, RB: AUTHOR [+2]

Abstract

This apparatus provides a check on the operation of a ring comprising triggers T(1) through T(15) , the latter being turned on successively by a series of pulses on the One Megacycle Drive Line. Outputs of an auxiliary counter of the binary type having two orders (T(1) lower order and T(2) higher order) and outputs of ring stages 3, 7, 11 and 15 alternate by means of an Exclusive OR (O(E2)) to prevent activation of a Ring Error Trigger.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 67% of the total text.

Page 1 of 2

Ring Check Circuit

This apparatus provides a check on the operation of a ring comprising triggers T(1) through T(15) , the latter being turned on successively by a series of pulses on the One Megacycle Drive Line. Outputs of an auxiliary counter of the binary type having two orders (T(1) lower order and T(2) higher order) and outputs of ring stages 3, 7, 11 and 15 alternate by means of an Exclusive OR (O(E2)) to prevent activation of a Ring Error Trigger.

The Auxiliary Counter is reset to one initially, and thereafter by ring trigger T(15) and the One Megacycle Drive which provide an output from AND(4). The Auxiliary Counter registers two when ring trigger T(1) is on, three when ring trigger T(2) is on, zero when ring trigger T(3) is on and so forth. Accordingly, the Auxiliary Counter provides outputs to OR(1) when it registers one, two and three, and these outputs are applied to O(E2).

When ring trigger T(3) is on it supplies an output to O(E2) via OR(4). Since the Auxiliary Counter should be at zero when ring trigger T (3) is on, O(E2) always provides an output when the counter and ring are synchronized. The output of O(E2) is inverted and the down condition at OR(3) prevents turning on the Ring Error Trigger.

The Error Trigger is turned on by the Auxiliary Counter being zero, and the ring not being at 3, 7, 11 or 15 because the output of 0 will be down and the output of inverter (I) up, thereby providing a signal to turn on the Error Trigger. When the Auxiliar...