Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Detection Apparatus for Interchip Controls

IP.com Disclosure Number: IPCOM000099394D
Original Publication Date: 1990-Jan-01
Included in the Prior Art Database: 2005-Mar-14
Document File: 2 page(s) / 65K

Publishing Venue

IBM

Related People

Aichelmann Jr, FJ: AUTHOR

Abstract

A method is proposed employing multiple chips for providing parity checking of interchip control operations that change during operations. Additionally, this development makes it possible to extend conventional parity checking by combining groups of lines that collectively support an operation with a subset which is only active during data transfer intervals.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 73% of the total text.

Detection Apparatus for Interchip Controls

       A method is proposed employing multiple chips for
providing parity checking of interchip control operations that change
during operations.  Additionally, this development makes it possible
to extend conventional parity checking by combining groups of lines
that collectively support an operation with a subset which is only
active during data transfer intervals.

      With conventional parity implementations, the parity conditions
are established as the result of the states of various control lines
at the start of an operation.  This is ineffective when there are
groups of control lines that have different states once the
operations are underway.  This proposal groups those lines which are
fixed into one group and those that change into a second group.  At
the start of the operations, the group that is not active can be
combined and treated as a common group for parity detection purpose.
A control line is incorporated into the first group to gate the
appropriate parity checking or the second group of control lines.

      The figure  depicts the basic parity checking structure for
interchip controls as it would apply to a multiple chip
configuration.  "Group A" control lines includes those that are fixed
during an operation and "Control C" that gates the second group of
lines "Group B."  This second group of lines consist of those that
are active during data transfer interval.  Table I tabulates the
resul...