Browse Prior Art Database

Redundant CRC Circuits for Verifying Data Processed Through Parallel Data Processors

IP.com Disclosure Number: IPCOM000100257D
Original Publication Date: 1990-Mar-01
Included in the Prior Art Database: 2005-Mar-15
Document File: 3 page(s) / 80K

Publishing Venue

IBM

Related People

MacLean, NH: AUTHOR [+3]

Abstract

Parallel data processors (DPs) are useful in processing data to and from a data recording device or a communication channel. (Image Omitted). Data integrity must be maintained through a data processing system that utilizes multiple parallel data processors (DPs). Blocking or packeting a serial data stream (DS) into packets, the DPs can process packets in parallel. A network of redundant CRC circuits verify generation and transmission of data processed through parallel data processors through the use of a trailer portion added to each packet which includes a CRC redundancy.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 52% of the total text.

Redundant CRC Circuits for Verifying Data Processed Through Parallel Data Processors

       Parallel data processors (DPs) are useful in processing
data to and from a data recording device or a communication channel.

                            (Image Omitted)

.  Data integrity must be
maintained through a data processing system that utilizes multiple
parallel data processors (DPs).  Blocking or packeting a serial data
stream (DS) into packets, the DPs can process packets in parallel.  A
network of redundant CRC circuits verify generation and transmission
of data processed through parallel data processors through the use of
a trailer portion added to each packet which includes a CRC
redundancy.

      A forward process is the processing of data from bus A to bus
V.  Bus V is connected to a device or channel. In the forward
process, each DP receives the entire DS in order to generate a CRC
(CRCø) on the data stream.

      Each DP also generates a CRC (CRC1) on the individual packets
it processes from the DS.

      Each DP processes (f(x)) its packets received from bus A and at
the same time recreates (f-1(x)) the packets from bus V.  A CRC
(CRC2) is generated on the recreated packets.

      At the end of data transfer, each DP compares its CRC1 to CRC2
to verify that each DP has processed and transmitted its respective
packets correctly.  As transmission of the processed packets (PPs) is
occurring, each DP receives all PPs and generates a CRC (CRCD) on the
entire processed...