Browse Prior Art Database

Automated Net Typing Algorithm for Innovative Net Delay Analysis Program

IP.com Disclosure Number: IPCOM000102543D
Original Publication Date: 1990-Nov-01
Included in the Prior Art Database: 2005-Mar-17
Document File: 3 page(s) / 84K

Publishing Venue

IBM

Related People

Chen, DD: AUTHOR [+5]

Abstract

This article describes a programming algorithm which forms part of a design system. It consists of a software table and those operations to be performed on the table and an actual logic network. The system, in turn, provides a link to an innovative net delay analysis program (INDAP) to yield a fast automatic method for determining the delays of off-chip wiring. An existing advanced statistical transient analysis program (ASTAP) is then employed to calculate the delays for specific net configurations.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 52% of the total text.

Automated Net Typing Algorithm for Innovative Net Delay Analysis Program

       This article describes a programming algorithm which
forms part of a design system.  It consists of a software table and
those operations to be performed on the table and an actual logic
network.  The system, in turn, provides a link to an innovative net
delay analysis program (INDAP) to yield a fast automatic method for
determining the delays of off-chip wiring.  An existing advanced
statistical transient analysis program (ASTAP) is then employed to
calculate the delays for specific net configurations.

      The design system is currently used by logic designers in the
development of high-end mainframe computers.  Since the number of net
configurations in a logic design can vary infinitely, the INDAP
concept has been employed to reduce such wide variations to a
manageable few, i.e., 48 predetermined INDAP net types.

      As part of the process of generating delays for off-chip nets
in technologies with missing or incomplete delay equations, it is
necessary to fit the nets of the actual logic design into a
recognizable net type, and to specify any necessary electrical
alterations to that net type.  This is accomplished as follows:
1)   the set of nodes and connections must be reduced to a manageable
number, and
2)   this simplified net representation must be matched (fitted) to
one of 48 recognizable INDAP net types and any alterations to that
net type identified.

      This matching process, while software implemented, has been
difficult to maintain and enhance due to the fact that the existing
software algor...