Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Means for Improving the Performance of a Hardware Logic Simulator And Real Hardware Testing

IP.com Disclosure Number: IPCOM000103203D
Original Publication Date: 1990-Aug-01
Included in the Prior Art Database: 2005-Mar-17
Document File: 1 page(s) / 55K

Publishing Venue

IBM

Related People

Hoffman, H: AUTHOR [+2]

Abstract

Disclosed is a method of improving the performance of hardware simulators and tests on real hardware by allowing the simulator or hardware to initialize itself.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 69% of the total text.

Means for Improving the Performance of a Hardware Logic Simulator And Real Hardware Testing

      Disclosed is a method of improving the performance of hardware
simulators and tests on real hardware by allowing the simulator or
hardware to initialize itself.

      A hardware-based simulator is able to simulate logic at very
fast speeds due to special purpose hardware used to simulate logic
gates and memory.  However, its performance may be reduced
dramatically if the simulation methodology requires a lot of accesses
from the host control computer. These accesses are generally required
in order to set the initial machine state, load the testcase and
check the results. Simulators based on software algorithms generally
do not suffer from such a problem, as they are much slower than
simulators with hardware accelerators, and the physical grouping of
accessed data is typically much more convenient than in a
hardware-based simulator.  Therefore, the problem is to take a
testcase methodology that functions well with a software-based
simulator, and make it work well on a hardware-based simulator.

      The same problem occurs for real hardware testing, as accesses
via an external control computer are often millions of times slower
than accesses by the hardware under test.

      The solution involves converting most accesses for
initialization and results checking into a form that can be performed
by the hardware simulator engine or the hardware itself, rather t...