Browse Prior Art Database

Simultaneous Write and Read

IP.com Disclosure Number: IPCOM000104707D
Original Publication Date: 1993-May-01
Included in the Prior Art Database: 2005-Mar-19
Document File: 2 page(s) / 46K

Publishing Venue

IBM

Related People

Nakagawa, T: AUTHOR [+3]

Abstract

Disclosed is a technique to write Non-Staggered Servo Pattern efficiently. This technique is applicable to Servo Track Writer (STW hereafter) for Hard Disk Drive (HDD hereafter) which needs Non-Staggered Servo Pattern of Sector Servo. The concept of this technique is to execute servo pattern write by write and read simultaneously against either write or read at a time presently. The read is performed to verify written servo pattern just after the write is completed.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Simultaneous Write and Read

      Disclosed is a technique to write Non-Staggered Servo Pattern
efficiently.  This technique is applicable to Servo Track Writer (STW
hereafter) for Hard Disk Drive (HDD hereafter) which needs
Non-Staggered Servo Pattern of Sector Servo.  The concept of this
technique is to execute servo pattern write by write and read
simultaneously against either write or read at a time presently.  The
read is performed to verify written servo pattern just after the
write is completed.

      Servo Pattern Write and user data write are  executed through
Arm Electronics (AE hereafter) module inside of HDD.  Present AE
module has the capability to execute either write or read at a time.
This technique is to change the AE module with adding a special input
line.  This line is activated during Servo Pattern Write and
deactivated during user pattern write.

      When the special line in Fig. 1 is activated for Servo Pattern
Write, read operation (verification of previous written data) is
performed during next write operation simultaneously.  For example,
in the case of HDD of 2 heads, timing chart is shown as Fig. 2.

      Actual implementation is executed by following circuit shown in
Fig. 3 which shows an example of one head write and one head read
simultaneously inside of AE module.

      This example is for the HDD which has 2 heads.  But this can be
applied on HDD's which have more heads than 2.