Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Method to Perform Global Boolean Equivalents Check at the Chip Level

IP.com Disclosure Number: IPCOM000104923D
Original Publication Date: 1993-Jun-01
Included in the Prior Art Database: 2005-Mar-19
Document File: 2 page(s) / 57K

Publishing Venue

IBM

Related People

Golla, RT: AUTHOR [+3]

Abstract

Disclosed is a method for performing SAS at the chip level with little or no manual intervention from the user.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 60% of the total text.

Method to Perform Global Boolean Equivalents Check at the Chip Level

      Disclosed is a method for performing SAS at the chip level with
little or no manual intervention from the user.

      Global SAS at the chip level using flat BDLS is extremely
difficult and, in some cases, intractable.  SAS is a logical
equivalence program.  In general, SAS proves equivalence between two
different models.  Flat BDLS is a technology-dependent netlist
representation of a chip.  BDL/CS is a behavioral language used to
model the chip for simulation.  In global SAS, one tries to prove the
integrity of the global interconnect of the chip.  This is done by
performing SAS on the BDL/CS and BDLS models at the global level.

      A chip can be divided into control logic or random-logic macros
(RLMs) and dataflow components or off-the-shelf (OTS) components.
Flat BDLS has all of the RLMs and OTSs merged at the global level.
RLM BDLS can be SASed independently of the flat BDLS.  Hence, only
the inputs and outputs of the RLM need to be verified at the global
level.  In prac tice, large cones of logic are common within RLMs.
Large cones of logic create problems for SAS.  In general, flat BDLS
with all of the RLM logic and all of the OTS logic creates very
difficult to intractable problems for SAS.

      A program called GSAS generates new design-source-language
(DSL) files for each of the RLMs contained within a chip, as shown in
the figure.  DSL is the source language...