Browse Prior Art Database

Reducing the Power Dissipation of Processors on Large CMOS Chips

IP.com Disclosure Number: IPCOM000105373D
Original Publication Date: 1993-Jul-01
Included in the Prior Art Database: 2005-Mar-19
Document File: 2 page(s) / 67K

Publishing Venue

IBM

Related People

Getzlaff, KJ: AUTHOR [+3]

Abstract

This article describes a method of reducing the power dissipation of processors on large CMOS chips by carrying out only those functions in a cycle which are absolutely indispensable. For this purpose, the data flow, the arrays on the chip, and the functions of the control logic are structured accordingly.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 57% of the total text.

Reducing the Power Dissipation of Processors on Large CMOS Chips

      This article describes a method of reducing the power
dissipation of processors on large CMOS chips by carrying out only
those functions in a cycle which are absolutely indispensable.  For
this purpose, the data flow, the arrays on the chip, and the
functions of the control logic are structured accordingly.

      The increasing area of the CMOS chips currently used and
decreasing cycle times have led to a considerable increase in the
power dissipation of processors.  This requires additional cooling
means and adequate air circulation which in turn raise the noise
level and necessitate suitable damping means.

      To remedy this, it is proposed to use a pipeline structure with
different functions and decoders for each pipeline stage, deciding in
the respective preceding stage whether a particular function group
will be used for the next operation.  If the decision is negative,
the respective function group will not be activated to save power.

      The proposal is based on a processor whose functions are
substantially accommodated on one chip.  The chip thus contains the
most important functions for executing an instruction set.  These
include an arithmetic and logic unit ALU, a shift unit, an address
generator, a table lookaside buffer TLB, a cache directory, a cache,
and the associ ated control logic.  The chip may also include a
microprogram storage if the instructions or part...