Browse Prior Art Database

Method to Trace Out Scan Strings Directly from a High-Level Design Language

IP.com Disclosure Number: IPCOM000105556D
Original Publication Date: 1993-Aug-01
Included in the Prior Art Database: 2005-Mar-20
Document File: 2 page(s) / 68K

Publishing Venue

IBM

Related People

Barreh, JI: AUTHOR [+4]

Abstract

Disclosed is a process by which scan strings can be traced and verified directly from high-level design language source files.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 51% of the total text.

Method to Trace Out Scan Strings Directly from a High-Level Design Language

                  FLOWCHART OF VERIFY PROCESS
                _______                   _______
               (_______)                 (_______)
               |       |                 |       |
               |  HDL  |                 | INPUTS|
               +-------+                 +-------+
                   |                          |
                   |        __________        |
                   |       |          |       |
                   +------>| VERIFY   |<------+
                           |__________|
                                |
                             ___V___
                            (_______)
                            | SCAN_ |
                            | OUT   |
                            +-------+
                                |
                            ____V_____
                           |          |
                           |  CHAIN   |
                           |__________|
                                |
                             ___V___
                            (_______)
                            | SCAN_ |
                            | REPORT|
                            +-------+

      Disclosed is a process by which scan strings can be traced and
verified directly from high-level design language source files.

      In an LSSD design, latches are connected together serially via
an input port.  Latches connected in this manner may be considered to
be scan strings.  VERIFY is a process by which scan strings can be
traced and verified directly from a high-level design language (HDL)
descrip- tion.  Before VERIFY, manual tracing was required in order
to determine the lengths and actual paths of each scan string.  Such
manual tracing resulted in human errors that could not be detected
until late in the design process.

      A program wri...