Browse Prior Art Database

Interrupt-Driven Process Controller Chip

IP.com Disclosure Number: IPCOM000105591D
Original Publication Date: 1993-Aug-01
Included in the Prior Art Database: 2005-Mar-20
Document File: 2 page(s) / 37K

Publishing Venue

IBM

Related People

Suffel, S: AUTHOR

Abstract

The interrupt-driven process controller chip is a highly intelligent input/output device for 128 input and 64 output lines. Each input line is controlled by externally configurable commands. An internal register controls each channel for rising and falling voltage levels (signals) as well as interrupt responses. Each signal is sampled on a freely programmable time basis.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 74% of the total text.

Interrupt-Driven Process Controller Chip

      The interrupt-driven process controller chip is a highly
intelligent input/output device for 128 input and 64 output lines.
Each input line is controlled by externally configurable commands.
An internal register controls each channel for rising and falling
voltage levels (signals) as well as interrupt responses.  Each signal
is sampled on a freely programmable time basis.

Signal/voltage measurements may be carried out:

o   on a threshold or

o   an uninterrupted time basis.

The signal/voltage swap information is saved in status registers (two
items of information per input device line).

o   Operational mode - Described below are new concepts which are
    currently not available in controllers, PC's or main frames.

    All input lines are constantly controlled in real time mode for
    "HI and LO" status by a specially developed logic.  An interrupt
    can occur when a signal changes from "HI to LO" or from "LO to
    HI" in a defined time frame.

o   Interrupt request:

    -   Mode 1 - Transfer request for an interrupt with the assigned
        priority.  (Masking of interrupts)

    -   Mode 2 - Interrupt priority for all signals following a level
        switch.  Additionally, an identifier bit is provided for
        immediately accessing any control system.  All other
        interrupts are handled like data (without action).

o   Dynamic mode - A level s...