Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

RISC Read/Write Buffer Flush Method

IP.com Disclosure Number: IPCOM000106664D
Original Publication Date: 1993-Dec-01
Included in the Prior Art Database: 2005-Mar-21
Document File: 2 page(s) / 22K

Publishing Venue

IBM

Related People

Fazel, M: AUTHOR

Abstract

A method for flushing the RISC Read/Write (R/W) buffers is disclosed. This method intentionally causes an address conflict in the R/W buffer which in turn flushes the write buffer.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

RISC Read/Write Buffer Flush Method

      A method for flushing the RISC Read/Write (R/W) buffers is
disclosed.  This method intentionally causes an address conflict in
the R/W buffer which in turn flushes the write buffer.

      In the Figure, the R/W buffer must be empty when CPU executes
sequence-dependent instructions that are targeted to the I/O devices
or any other memory-mapped registers.  This can be accomplished by
issuing a STORE followed by a LOAD instruction to the SAME address.
This address must be uncached and reserved for this application only.

      If the R/W buffer is not empty, it will detect an address
conflict condition and it will flush the write buffer prior to
handling the LOAD operation.