Browse Prior Art Database

Extending the IO Capability of an RS/6000 Processor IBM Disclosure

IP.com Disclosure Number: IPCOM000106793D
Original Publication Date: 1993-Dec-01
Included in the Prior Art Database: 2005-Mar-21
Document File: 2 page(s) / 66K

Publishing Venue

IBM

Related People

Peterson, JC: AUTHOR [+2]

Abstract

In the current RS/6000* machines, the only interconnection means that is available is either through the MicroChannel* or by the serial link adaptor (SLA). The Microchannel as presently defined does not have the bandwidth nor the low latency required in order to be efficient for multi-processing nodal interconnection. The SLA does improve on this capability but is limited in its applicability since it is not available to desktop type systems.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 53% of the total text.

Extending the IO Capability of an RS/6000 Processor IBM Disclosure

      In the current RS/6000* machines, the only interconnection
means that is available is either through the MicroChannel* or by the
serial link adaptor (SLA).  The Microchannel as presently defined
does not have the bandwidth nor the low latency required in order to
be efficient for multi-processing nodal interconnection.  The SLA
does improve on this capability but is limited in its applicability
since it is not available to desktop type systems.

      Essentially what the invention did was to define a design that
allowed for optional I/O modules (such as an SLA), to be optionally
added to the base system.  The design routed the lines such that the
critical paths were not compromised in either the populated or
un-populated state.  This meant that the clock lines on the planar
were wired to the length of the longest clock line on the riser,
adaptor board.  Table 1 lists the power allocations, Table 2, lists
the connectors used, and Table 3 the actual pinout.

      The expansion bus was comprised of the complete SIO bus with
signals to support SIO bus participants "B", "C", and "D", as well as
the the COP bus and the required clock signals "B", "C", and "D" .

                    +5V   ------- 20.5 amps

                    +3.7V -------  5.0 amps.

                    +12V  -------  1.0 amps

                    -FCS_voltage-  5.0 amps *

 Table 1.  Power Allocations

             160 PIN planar connector  (plug)   AMP pn 121344-7

             160 PIN riser connector (rt angle) AMP pn 121330-7

             140 PIN riser to SIO (plug)        AMP pn 123344-6

             140 pin SIO card conn ( rt angle)  AMP pn 121330-6

 Table 2.  Riser Connectors

SIGNAL     PIN SIGNAL     PIN SIGNAL     PIN SIGNAL     PIN

GND         1  GND         2  +12V        21 +12V        22

SIO-BUS0-01 3  SIO BUS0 00 4  SIO-BUS0-15 23 SIO-PTY0-01 24

SIO-BUS0-03 5  SIO-BUS0-02 6  SIO-BUS0-17 25 SIO-BUS0-16 26

SIO-BUS0-05 7  SIO-BUS0-04 8  SIO-BUS0-19 27 SIO-BUS0-18 28

SIO BUS0-07 9  SIO-BUS0-06 10 SIO BUS0-21 29 SIO-BUS0-20 30

SIO PTY0-00 11 SIO-BUS0-08 12 SIO BUS0-23 31 SIO-BUS0-22 32

SIO BUS0-...