Browse Prior Art Database

Command Modifier All as Used in the Intelligence Per Pin Memory Tester

IP.com Disclosure Number: IPCOM000107428D
Original Publication Date: 1992-Feb-01
Included in the Prior Art Database: 2005-Mar-21
Document File: 1 page(s) / 28K

Publishing Venue

IBM

Related People

Anthony, P: AUTHOR [+4]

Abstract

The Intelligence Per Pin Memory Tester is controlled by an IBM PS/2*/Mod-80. All registers and memory locations throughout the tester are memory mapped into the PS/2 computer. The structure of the tester is that of an "octal" tree. Each element of the tester drives eight of the next elements, etc. Each of these elements has registers and memory that must be loaded. When the PS/2 writes to the tester, the PS/2 address is decoded into a command and internal address. The commands specify memory or register operations and the address specifies which element is to be accessed. When the command modifier "ALL" is on, it causes all the registers or memories to be written in all elements simultaneously. This allows all elements of the tester to be written to a known state with fewer write operations, thus saving time.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Command Modifier All as Used in the Intelligence Per Pin Memory Tester

       The Intelligence Per Pin Memory Tester is controlled by
an IBM PS/2*/Mod-80.  All registers and memory locations throughout
the tester are memory mapped into the PS/2 computer.  The structure
of the tester is that of an "octal" tree.  Each element of the tester
drives eight of the next elements, etc.  Each of these elements has
registers and memory that must be loaded.  When the PS/2 writes to
the tester, the PS/2 address is decoded into a command and internal
address.  The commands specify memory or register operations and the
address specifies which element is to be accessed.  When the command
modifier "ALL" is on, it causes all the registers or memories to be
written in all elements simultaneously.  This allows all elements of
the tester to be written to a known state with fewer write
operations, thus saving time.  This modifier also allows segments of
tester memory to be cleared quickly and new tests loaded without
clearing and loading the entire memory.  It also allows all registers
of the same type (i.e., Address Counters) to be set to a specific
count in one operation.
*  Trademark of IBM Corp.