Browse Prior Art Database

Cache Miss Random Test Program

IP.com Disclosure Number: IPCOM000108121D
Original Publication Date: 1992-Apr-01
Included in the Prior Art Database: 2005-Mar-22
Document File: 2 page(s) / 76K

Publishing Venue

IBM

Related People

Satz, PJ: AUTHOR

Abstract

The Cache Miss Random Test Program helps provide verification of data integrity under cache miss conditions using random references into a data array with random data patterns.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 52% of the total text.

Cache Miss Random Test Program

       The Cache Miss Random Test Program helps provide
verification of data integrity under cache miss conditions using
random references into a data array with random data patterns.

      A concern in testing a computer such as the RISC System/6000*
(RS/6000) which uses a cache to provide the CPU faster access to
needed data is the verification of data integrity under conditions
where new data is brought into the cache from main CPU storage,
thereby establishing new data in the cache or replacing existing data
in the cache. The Cache Miss Random Test Program helps verify data
integrity under these conditions by first initializing elements in a
data array in a random order with random values.  Random number
generation functions are seeded with random values and the output
sequences of these functions are used to select the element in the
array to initialize and the data pattern for the element.  Random
number generators which are pseudo random and when reseeded with the
same value will generate the same sequence of values are used.  When
data is read back from the array the random number generators are
reseeded with the original values and are used to select the element
to read back and to predict the value of the element.  The random
number generator output is then compared against the value returned
from the cache.  The same process with new initial random seeds is
repeated as long as desired.  The array size is programmable and
passed to the program and, when set to a value larger than the cache
size, part or all of the array must reside in the CPU main storage or
in system storage.  Therefore, when data is rea...