Dismiss
InnovationQ will be updated on Sunday, Oct. 22, from 10am ET - noon. You may experience brief service interruptions during that time.
Browse Prior Art Database

Bidirectional 1.4V Voltage Regulator

IP.com Disclosure Number: IPCOM000108440D
Original Publication Date: 1992-May-01
Included in the Prior Art Database: 2005-Mar-22
Document File: 1 page(s) / 63K

Publishing Venue

IBM

Related People

Covi, K: AUTHOR

Abstract

Disclosed is a circuit for developing a low-impedance voltage source for use with Current-Switch Emitter Follower (CSEF) logic circuits which provides for both positive and negative load current. Low Rds(on) N-channel MOSFETs are employed to provide two distinct paths for load current to flow, allowing the three voltages levels required by the CSEF logic circuits to be provided by just two power supplies.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 64% of the total text.

Bidirectional 1.4V Voltage Regulator

      Disclosed is a circuit for developing a low-impedance voltage
source for use with Current-Switch Emitter Follower (CSEF) logic
circuits which provides for both positive and negative load current.
Low Rds(on) N-channel MOSFETs are employed to provide two distinct
paths for load current to flow, allowing the three voltages levels
required by the CSEF logic circuits to be provided by just two power
supplies.

      The figure shows a diagram of how the bidirectional 1.4V
regulator 10 is configured with respect to the 3.6V and 2.1V power
supplies and the CSEF logic load.  R1 through R5 represent logic
circuits that are connected between the three voltage levels.  When
the current in R4 and R5 exceeds that in R3, the 1.4V converter
current I is provided by both power supplies and is conducted by Q1
to the load.  When the R4/R5 current is less than the current in R3,
I flows from the load back to the 2.1V power supply through Q2.

      Q1 and Q2 are driven by Q4 and Q3, respectively.  Q3 and Q4
form a phase splitter whereby a control voltage applied to the base
of Q3 appears in phase at the gate of Q1 and out of phase at
the gate of Q2.  The bias for Q3 and Q4 is supplied by an external
bipolar supply with voltages +V and -V.  The regulated output is
taken from 12, so that Q1 is operated in the common-drain
(source-follower) configuration, while Q2 operates in the
commonsource configuration.  Since Q1 has no voltage g...