Browse Prior Art Database

Test Data Compression Method

IP.com Disclosure Number: IPCOM000109508D
Original Publication Date: 1992-Sep-01
Included in the Prior Art Database: 2005-Mar-24
Document File: 3 page(s) / 96K

Publishing Venue

IBM

Related People

Isa, M: AUTHOR [+2]

Abstract

This article describes an improved method to obtain compressed data quickly as well as using LFSR (Linear Feedback Shift Register) otherwise the number of data bits.

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 100% of the total text.

Test Data Compression Method

       This article describes an improved method to obtain
compressed data quickly as well as using LFSR (Linear Feedback Shift
Register) otherwise the number of data bits.

      Usually, video signal (data) is compressed by LFSR, as shown in
Fig. 1.  In this way, the video signal is compressed to 16 bits.
But, it takes multiple times to get compressed data in proportion to
the number of data bits.  It takes 5 times to get the compressed data
when the number of data bits becomes 5 times, i.e., the same process
is required to repeat 5 times.

      The objective of this article is to get the compressed data of
multi-output signal speedily as well as single output data.  When the
data consists of 5 bits, each one bit data which is Exclusive ORed
with the output of the former register is inputted to the next Shift
register, as shown in as Fig. 2.  By this method, the 5 times video
signal is compressed to 16 bits at the same time without the loss of
data.  This method (Fig. 2) can input 5 bits data to the Shift
register at the same time.

      As the video signal outputted from display adapter card is
inputted to the Shift register and compressed at the same time, it is
able to get the compressed data in real time, and this method can
adapt to within 16 bits data.