Browse Prior Art Database

Comprehensive Data Parity Protection for Personal Computers

IP.com Disclosure Number: IPCOM000112533D
Original Publication Date: 1994-May-01
Included in the Prior Art Database: 2005-Mar-27
Document File: 2 page(s) / 62K

Publishing Venue

IBM

Related People

Claffey-Cohen, ME: AUTHOR [+3]

Abstract

Described is an architectural implementation to provide comprehensive data parity protection for use by a buffer Micro Channel* (MC) bus master or slave, as used in Personal Computers (PCs).

This text was extracted from an ASCII text file.
This is the abbreviated version, containing approximately 59% of the total text.

Comprehensive Data Parity Protection for Personal Computers

      Described is an architectural implementation to provide
comprehensive data parity protection for use by a buffer Micro
Channel* (MC) bus master or slave, as used in Personal Computers
(PCs).

      The comprehensive data parity protection incorporates on-chip
parity generation at the input and output of the chip data storage
devices so as to increase the reliability and testability of the
device interface.  The implementation provides the ability to
individually detect and to report corrupt data paths.

      In prior art, buffered MC devices that utilize MC data parity
were exposed to introducing data integrity errors, soft or hard,
through any on-chip data buffering mechanism.  The concept described
herein provides a comprehensive data integrity checking method so
that any on-chip induced data errors may be detected utilizing data
parity support mechanisms already provided by the MC architecture.

      Fig. 1 shows a data flow block diagram when data is being
transferred from the system to the remote device.  Fig. 2 shows a
data flow block diagram when data is being received from the remote
device.  The +ERROR flag in the parity gen/check blocks can take the
form of a system interrupt, status flag, or MC check.

      The concept makes use of MC data parity by propagating the
parity generation/checking at the input and output of the
First-In-First-Out (FIFO) so that the integrity of...